# Class 7 Combinational Logic Functions 



Usually a port or signal
WITH __expression SELECT
__signal <= __expression WHEN __constant_value, __expression WHEN __constant_value, comma __expression WHEN others;
Selected Signal Assignment Statement $\quad$ Default case

## __signal <= __expression WHEN __boolean_expression ELSE expression WHEN __boolean_expression ELSE expression; <br> Conditional Signal Assignment Statement





## 2-Line-to-4-Line Decoder with an Enable Input

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

## ENTITY decode IS

PORT(
d: IN STD_LOGIC_VECTOR (1 downto 0); g: IN STD_LOGIC;
y: OUT STD_LOGIC_VECTOR (3 downto 0));
END decode;
ARCHITECTURE decoder OF decode IS
SIGNAL inputs : STD_LOGIC_VECTOR (2 downto 0);
BEGIN
inputs(2) <= g;
inputs (1 downto 0$)<=d$;
WITH inputs SELECT
y <= "0001" WHEN "000",
"0010" WHEN "001"
Concatenate g (1
bit) and d (2 bits) to get 3-bit vector
"0100" WHEN "010",
"1000" WHEN "011", "0000" WHEN others;
END decoder;
g: enable

## LIBRARY ieee;

USE ieee.std_logic_1164.all;
ENTITY decode IS
PORT(
d: IN INTEGER Range 0 to 3;
g: IN STD_LOGIC;
y: OUT STD_LOGIC_VECTOR (0 to 3));
END decode;
ARCHITECTURE decoder OF decode IS BEGIN
$y<=$ "1000" WHEN ( $d=0$ and $g=' 0 '$ ') ELSE
"0100" WHEN ( $d=1$ and $g={ }^{\prime} 0$ ') ELSE
"0010" WHEN ( $\mathrm{d}=2$ and $\mathrm{g}=\mathrm{m}^{\prime} \mathrm{O}^{\prime}$ ) ELSE
"0001" WHEN ( $\mathrm{d}=3$ and $\mathrm{g}={ }^{\prime} 0$ ') ELSE "0000";
END decoder ;


## IF Statement

## Boolean value

IF __boolean_expression THEN statement; statement;
ELSIF __boolean_expression THEN statement; statement;
ELSE
__statement; statement;
END IF;

## IF Statement

```
IF(nRBI = '0' and input = "0000") THEN
    output <= "1111111"; -- 0 suppressed
    nRBO <= '0'; -- Next 0 suppressed
ELSE
    nRBO <= '1'; -- Next 0 displayed
END IF;
```



## CASE Statement

## Usually a port or signal

## CASE __expression IS

WHEN __constant_value =>
__statement; statement;
WHEN __constant_value => statement; statement;
WHEN others => statement; statement;
END CASE;

## CASE Statement




## PROCESS

- VHDL syntax requires an IF statement or a CASE statement to be contained within a PROCESS.
- A PROCESS is a construct containing statements that are executed if a signal in the sensitivity list of the PROCESS changes.


PROCESS

```
PROCESS (nRBI, input)
BEGIN
    IF(nRBI = '0' and input = "0000") THEN
        output <= "1111111"; -- 0 suppressed
        nRBO <= '0'; -- Next 0 suppressed
    ELSE
    nRBO <= '1'; -- Next 0 displayed
    END IF;
END PROCESS;
```



## Ripple Blanking

- A technique used in a multipledigit numerical display that suppresses leading or trailing zeros in the display, but allows internal zeros to be displayed.
- nRBI=0 and D=0
$\rightarrow$ 7-segment blank
$\rightarrow$ nRBO=0
otherwise
$\rightarrow$ show digit
$\rightarrow$ nRBO=1
- Suppress leading zeros
- Ground nRBI of the MSB digit
- Suppress trailing zeros
- Groud nRBI of the LSB digit



## BCD-to-7Segment with Ripple Blanking

## ENTITY sevsegrb IS <br> PORT(

-- Use separate I/Os, not bus nRBI, d3, d2, d1, d0: IN BIT; a, b, c, d, e, f, g, nRBO: OUT BIT);
END sevsegrb;
ARCHITECTURE seven_segment OF sevsegrb IS
-- Bit vectors for internal use
SIGNAL input: BIT_VECTOR (3 DOWNTO 0);
-- in decoder CASE statement
SIGNAL output: BIT_VECTOR (6 DOWNTO 0);

## BEGIN

-- Concatenate inputs to make bit vector
Input $<=$ d3 \& d2 \& d1 \& d0;
-- Process Statement
assign_out: PROCESS (input, nRBI)

## BEGIN

IF(nRBI = '0' and input = "0000") THEN output <= "1111111"; -- 0 suppressed nRBO <= '0'; -- Next 0 suppressed

## ELSE

nRBO <= '1'; -- Next 0 displayed

CASE input IS
WHEN "0000" => output <= "0000001"; -- 0
WHEN "0001" => output <= "1001111"; -- 1
WHEN "0010" => output <= "0010010"; -- 2
WHEN "0011" => output <= "0000110"; -- 3
WHEN "0100" => output <= "1001100"; -- 4
WHEN "0101" => output <= "0100100"; -- 5
WHEN "0110" => output <= "1100000"; -- 6
WHEN "0111" => output <= "0001111"; -- 7
WHEN "1000" => output <= "0000000"; -- 8
WHEN "1001" => output <= "0001100"; -- 9
WHEN others => output <= "1111111"; -- blank
END CASE;
END IF;
END PROCESS assign_out;
-- pin outputs.
a <= output(6);
b <= output(5);
c <= output(4);
d <= output(3);
e <= output(2);
f <= output(1);
$\mathrm{g}<=$ output(0);
END seven_segment;

## Encoders

- 3-bit binary encoder
$Q_{2}=D_{7}+D_{6}+D_{5}+D_{4}$
$Q_{1}=D_{7}+D_{6}+D_{3}+D_{2}$
$Q_{0}=D_{7}+D_{5}+D_{3}+D_{1}$
Equation


Encoders might generate wrong codes:
E.g., both D5 and D3 are on, the output of Q2Q1Q0 is 111.

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | D |  |  | ${ }_{1}$ |  |  | Q 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | X | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 |  | 1 | X | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 |  | 0 | x | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 |  | 0 | X | 0 | 1 | 1 |
|  | 0 | 0 | 1 | 0 | 0 |  | 0 | X | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 |  | 0 | x | 1 | 0 | 1 |
|  | 1 | 0 | 0 | 0 | 0 |  | 0 | X | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 |  | 0 | $\times$ | 1 | 1 |  |
| Truth Table |  |  |  |  |  |  |  |  |  |  |  |

## Priority Encoder

- An encoder makes the output corresponding to the highestpriority input.
- Step 1: A bit goes HIGH if it is part of the code for an active input.
- Step 2: A bit goes LOW if it is a LOW of an input with a higher priority
- Development steps:

$$
Q_{2}=D_{7}+D_{6}+D_{5}+D_{4}
$$

Step $1 Q_{1}=D_{7}+D_{6}+D_{3}+D_{2}$
$Q_{0}=D_{7}+D_{5}+D_{3}+D_{1}$

$$
Q_{2}=D_{7}+D_{6}+D_{5}+D_{4}
$$

Step $2 Q_{1}=D_{7}+D_{6}+\overline{D_{5}} \overline{D_{4}} D_{3}+\overline{D_{5} D_{4}} D_{2}$

$$
Q_{0}=D_{7}+\overline{D_{6}} D_{5}+\overline{D_{6}} \overline{D_{4}} D_{3}+\overline{D_{6}} \overline{D_{4}} \overline{D_{2}} D_{1}
$$




## Priority Encoder (Cont.)

```
-- hi_pri8a.vhd
ENTITY hi_pri8a IS
    PORT(
    d: IN BIT_VECTOR(7 downto 0);
    q: OUT BIT_VECTOR (2 downto 0));
END hi_pri8a;
ARCHITECTURE a OF hi_pri8a IS
BEGIN
    -- Concurrent Signal Assignments
    q(2) <= d(7) or d(6) or d(5) or d(4);
    q(1) <= d(7) or d(6)
    or ((not d(5)) and (not d(4)) and d(3))
    or ((not d(5)) and (not d(4)) and d(2));
q(0) <= d(7) or ((not d(6)) and d(5))
    or ((not d(6)) and (not d(4)) and d(3))
    or ((not d(6)) and (not d(4)) and (not d(2)) and d(1));
END a;
```

```
-- hi_pri8b.vhd
```

-- hi_pri8b.vhd
ENTITY hi_pri8b IS
ENTITY hi_pri8b IS
PORT(
PORT(
d: IN BIT_VECTOR(7 downto 0);
d: IN BIT_VECTOR(7 downto 0);
q: OUT INTEGER RANGE 0 to 7);
q: OUT INTEGER RANGE 0 to 7);
END hi_pri8b;
END hi_pri8b;
ARCHITECTURE a OF hi_pri8b IS
ARCHITECTURE a OF hi_pri8b IS
BEGIN
BEGIN
-- Conditional Signal Assignment
-- Conditional Signal Assignment
q <= 7 WHEN d(7)='1' ELSE
q <= 7 WHEN d(7)='1' ELSE
6 WHEN d(6)='1' ELSE
6 WHEN d(6)='1' ELSE
5 WHEN d(5)='1' ELSE
5 WHEN d(5)='1' ELSE
4 WHEN d(4)='1' ELSE
4 WHEN d(4)='1' ELSE
3 WHEN d(3)='1' ELSE
3 WHEN d(3)='1' ELSE
2 WHEN d(2)='1' ELSE
2 WHEN d(2)='1' ELSE
1 WHEN d(1)='1' ELSE
1 WHEN d(1)='1' ELSE
0;
0;
END a;

```
END a;
```

$\qquad$


## Lab 7

－Part 1：Design a 3－digit octal－to－7segment decoder with the leading zeros suppressed，as follow：
－Part 2：Design a BCD priority decoder．（7－segment shows 0～9）
－The 7－segment shows the number corresponding to the switch that is ON and has the highest priority，where a switch with the larger numeric value has higher priority．
－If all of the switches are OFF，turn off the 7－segment LED．
－Report：
－Write down what you have learned from this lab．
（實驗心得）


BCD priority decoder


3－digit octal－to－7segment decoder

## Pushbutton and Slide Switches



3 Pushbutton switches:
Not pressed $\rightarrow$ Logic High Pressed $\rightarrow$ Logic Low

| Signal Name | FPGA Pin No. |
| :--- | :---: |
| BUTTON [0] | PIN_H2 |
| BUTTON [1] | PIN_G3 |
| BUTTON [2] | PIN_F1 |



10 Slide switches (Sliders):
Up $\rightarrow$ Logic High
Down $\rightarrow$ Logic

| SW[0] | PIN_J6 | SW[5] | PIN_J7 |
| :--- | :--- | :--- | :--- |
| SW[1] | PIN_H5 | SW[6] | PIN_H7 |
| SW[2] | PIN_H6 | SW[7] | PIN_E3 |
| SW[3] | PIN_G4 | SW[8] | PIN_E4 |
| SW[4] | PIN_G5 | SW[9] | PIN_D2 |

## LEDs



10 LEDs
Opuput high $\rightarrow$ LED on Output low $\rightarrow$ LED off

| Signal Name | FPGA Pin No. |
| :--- | :---: |
| LEDG[0] | PIN_J1 |
| LEDG[1] | PIN_J2 |
| LEDG[2] | PIN_J3 |
| LEDG[3] | PIN_H1 |
| LEDG[4] | PIN_F2 |
| LEDG[5] | PIN_E1 |
| LEDG[6] | PIN_C1 |
| LEDG[7] | PIN_C2 |
| LEDG[8] | PIN_B2 |
| LEDG[9] | PIN_B1 |

## 7-Segment Displays

## Pin number

(active-low)


| Signal Name | FPGA Pin No. |
| :---: | :---: |
| HEX0_D[0] | PIN_E11 |
| HEX0_D[1] | PIN_F11 |
| HEX0_D[2] | PIN_H12 |
| HEX0_D[3] | PIN_H13 |
| HEX0_D[4] | PIN_G12 |
| HEX0_D[5] | PIN_F12 |
| HEX0_D[6] | PIN_F13 |
| HEX0_DP | PIN_D13 |


| HEX1_D[0] | PIN_A13 |
| :--- | :---: |
| HEX1_D[1] | PIN_B13 |
| HEX1_D[2] | PIN_C13 |
| HEX1_D[3] | PIN_A14 |
| HEX1_D[4] | PIN_B14 |
| HEX1_D[5] | PIN_E14 |
| HEX1_D[6] | PIN_A15 |
| HEX1_DP | PIN_B15 |


| HEX2_D[0] | PIN_D15 | HEX3_D[0] | PIN_B18 |
| :---: | :---: | :---: | :---: |
| HEX2_D[1] | PIN_A16 | HEX3_D[1] | PIN_F15 |
| HEX2_D[2] | PIN_B16 | HEX3_D[2] | PIN_A19 |
| HEX2_D[3] | PIN_E15 | HEX3_D[3] | PIN_B19 |
| HEX2_D[4] | PIN_A17 | HEX3_D[4] | PIN_C19 |
| HEX2_D[5] | PIN_B17 | HEX3_D[5] | PIN_D19 |
| HEX2_D[6] | PIN_F14 | HEX3_D[6] | PIN_G15 |
| HEX2_DP | PIN_A18 | HEX3_DP | PIN_G16 |

