## Class 13 Memory



## Memory

- A memory is a digital device or circuit that can store one or more bits of data.
- The simplest memory device is a D-type latch or a D flip-flop.



$$
\begin{aligned}
& \text { data_in: } \\
& \text { 8-bit data } \\
& \text { input }
\end{aligned}
$$



Input gate enable (Write)



## 8-Bit Latch

## Output enable (Read)

octal_latch


Input gate enable
(Write)


## Address and Data Lines


a. Address and data lines

8K x 8 Memory
8 bits $(=1$ WORD)
Address: $2^{13}=8192$ WORD

$$
\begin{array}{l}\text { 8K x } 8 \text { Memory } \\ \text { Address: } 2^{13}=8192 \text { WOR } \\ \text { Data: } 8 \text { bits }(=1 \text { WORD })\end{array}
$$

## Addresses

$D_{8}$

| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |

Binary
00000000000000000 00000000000010001 0000000000010 0000000000011 0000000000100 0000000000101 0000000000110

| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |

1111111111101
1111111111110
1111111111111
Hexadecimal

0002
0003
0004
0005
0006

1FFD
1FFE
1FFF

## b. Contents (data) and location (address)

$\operatorname{addr}(0)=$ "10110101", when $A_{12} \ldots A_{0}=000000000000=0 \times 000$ $\operatorname{addr}(1)=$ "00011011", when $A_{12} \ldots A_{0}=000000000001=0 \times 001$

## Address, Data, and Control Signals




## Memory Control Signals



## 4x8bit Memory - Behavioral Design

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE ieee.std_logic_arith.all;
ENTITY Memory IS
    PORT(
        SlideSwitch: IN STD_LOGIC_VECTOR(9 downto 0);
        PushButton: IN STD_LOGIC_VECTOR(2 downto 0);
        Output: OUT STD_LOGIC_VECTOR(7 downto 0));
END Memory;
ARCHITECTURE memory OF Memory IS
    CONSTANT MAX_ADDR: INTEGER := 4;
    CONSTANT BUS_WIDTH: INTEGER := 8;
    SIGNAL addr: STD_LOGIC_VECTOR(1 downto 0);
    SIGNAL data_in: STD__LOGIC_VECTOR(BUS_WIDTH-1 downto 0);
    SIGNAL CEn, Wn, OEn: STD_LOGIC;
    TYPE MEMORY_ARRAY IS array(0 to MAX_ADDR-1) OF
        STD_LOGIC_VECTOR(BUS_WIDTH-1 downto 0);
    SIGNAL sram: MEMORY_ARRAY;
BEGIN
    -- port mapping
    addr <= SlideSwitch(9 downto 8);
    data_in <= SlideSwitch(7 downto 0);
    CEn <= PushButton(0);
    Wn <= PushButton(1);
    OEn <= PushButton(2);
```


## Declare an

 4x8bit RAMDuring wirte operation, output is disabled

```
```

PROCESS(ALL)

```
```

```
```

PROCESS(ALL)

```
```

    BEGIN
        -- Memory
        IF(CEn = '0') THEN -- chip enabled
            Write input data
        to the select
            address
        IF (Wn = ' 0 ') THEN - Write enable
                sram(conv_integer(addr)) <= data_in;
                - Output <= (others =>'1');
            ELSIF(OEn='0') THEN - Read enable and output enable
                Read data from
        the selected
        address to the
    output port
                        ELSE
                Output <= (others =>'1');
                END IF;
            ELSE
                            Convert std_logic_vector to
                                    integer
                            Output <= (others =>'1');
            END IF;
    END PROCESS;
    END memory;
(need to include
USE ieee.std_logic_unsigned.all;
USE ieee.std_logic_arith.all; )

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE ieee.std_logic_arith.all;
SIGNAL a: STD_LOGIC_VECTOR(7 downto 0);
SIGNAL b: INTEGER RĀNGE 0 to 255 ;
```

Convert b into a 8bit std_logic_vector

## Counter Array with Fast Increments

```
ARCHITECTURE memory OF Memory IS
    CONSTANT TicksPerMilliSecond: INTEGER := 50000;
    CONSTANT DebounceTime: INTEGER := TicksPerMilliSecond * 5;
    CONSTANT FastCountDelay: INTEGER := TicksPerMilliSecond * 1000;
    CONSTANT FastCountInterval: INTEGER := TicksPerMilliSecond * 100;
    CONSTANT MAX_COUNTER: INTEGER := 16;
    SIGNAL PressedTime: NATURAL := 0;
    SIGNAL cnt: COUNTER_ARRAY;
    SIGNAL cnt_addr: STD_LOGIC_VECTOR(3 downto 0);
BEGIN
    PROCESS(ALL)
    BEGIN
        -- counters
        IF(clk'EVENT and clk = '1') THEN
            IF(CNTn='0') THEN
                IF(PressedTime < DebounceTime) THEN
                            ELSIF(PressedTime = DebounceTime) THEN
                ELSE -- fast and accumulated counting
                END IF;
                ENDIF;
                ELSE
                PressedTime <= 0;
                END IF;
                -- reset counter
                IF(cnt(conv_integer(cnt_addr)) >99) THEN
                    cnt(conv_integer(cnt_addr)) <= 0;
                END IF;
        END IF;
    END PROCESS;
END memory;
```

        Define a data
    structure with 16
    integers
    TYPE COUNTER_ARRAY IS array(0 to MAX_COUNTER-1) OF INTEGER RANGE 0 to 99;
                                    Declare an array
    with 16 counters
debouncing time
is reached
PressedTime <= PressedTime $+1 ;-\pi$ Waif fór dé deounce time
cnt(conv_integer(cnt_addr)) $<=$ cnt(conv_integer(cnt_addr)) +1 ;
Wait until the fast
increment time is
PressedTime <= FastCountInterval; -- Débounce time is reached,
..... reached
$\qquad$
PressedTime <= PressedTime + 1; -- Keep accumulating '́ the pressed time
IF(PressedTime = FastCountDelay+FastCountInterval) THEN -- Reach the fast count point
cnt(conv_integer(cnt_addr)) <=cnt(conv_integer(cnt_addr)) + 1;
PressedTime <= FastCountDelay; -- Reset the pressed time to wait for the next delay


## Lab 13

－Design a $4 \times 8$ bit memory．
－addr［1．．0］is mapped to SW［9．．8］（SlideSwitch）；
－data＿in［7．．0］is mapped to SW［7．．0］；

－DQ［7．．0］is converted into two－hexadecimal digits shown in Hex［1．．0］（7－ segments）．
－En（chip enable）is mapped to PushButton［0］
－R／Wn（read／write selection）is mapped to PushButton［1］；
－OEn（or Gn：output enable）is mapped to PushButton［2］；
－Design an array of 16 counters with fast increment support
－Each counter is a two－digit counter that counts from 0 to 99.
－Each counter is selected by the decoded value of SW［3．．0］．
－When a counter is selected，its content is shown in Hex［3．．2］．
－When PushButton［1］is pushed，the selected counter is advanced by one．
－If PushButton［1］is pushed for more than one second，the selected counter is advanced by one every 100 ms ．
－Report：
－Write down what you have learned from this lab．（實驗心得）

June 7, 2010


## 7-Segment Displays \& DE0 - External Clock



Pin number (active-low)

| Signal Name | FPGA Pin No. |
| :---: | :---: |
| HEX0_D[0] | PIN_E11 |
| HEX0_D[1] | PIN_F11 |
| HEX0_D[2] | PIN_H12 |
| HEX0_D[3] | PIN_H13 |
| HEX0_D[4] | PIN_G12 |
| HEX0_D[5] | PIN_F12 |
| HEX0_D[6] | PIN_F13 |
| HEX0_DP | PIN_D13 |


| HEX2_D[0] | PIN_D15 |
| :--- | :---: |
| HEX2_D[1] | PIN_A16 |
| HEX2_D[2] | PIN_B16 |
| HEX2_D[3] | PIN_E15 |
| HEX2_D[4] | PIN_A17 |
| HEX2_D[5] | PIN_B17 |
| HEX2_D[6] | PIN_F14 |
| HEX2_DP | PIN_A18 |


| HEX3_D[0] | PIN_B18 |
| :--- | :---: |
| HEX3_D[1] | PIN_F15 |
| HEX3_D[2] | PIN_A19 |
| HEX3_D[3] | PIN_B19 |
| HEX3_D[4] | PIN_C19 |
| HEX3_D[5] | PIN_D19 |
| HEX3_D[6] | PIN_G15 |
| HEX3_DP | PIN_G16 |

## Pushbutton and Slide Switches



3 Pushbutton switches:
Not pressed $\rightarrow$ Logic High Pressed $\rightarrow$ Logic Low

| Signal Name | FPGA Pin No. |
| :--- | :---: |
| BUTTON [0] | PIN_H2 |
| BUTTON [1] | PIN_G3 |
| BUTTON [2] | PIN_F1 |



10 Slide switches (Sliders):
Up $\rightarrow$ Logic High
Down $\rightarrow$ Logic

| SW[0] | PIN_J6 | SW[5] | PIN_J7 |
| :--- | :--- | :--- | :--- |
| SW[1] | PIN_H5 | SW[6] | PIN_H7 |
| SW[2] | PIN_H6 | SW[7] | PIN_E3 |
| SW[3] | PIN_G4 | SW[8] | PIN_E4 |
| SW[4] | PIN_G5 | SW[9] | PIN_D2 |

## LEDs



10 LEDs
Opuput high $\rightarrow$ LED on Output low $\rightarrow$ LED off

| Signal Name | FPGA Pin No. |
| :--- | :---: |
| LEDG[0] | PIN_J1 |
| LEDG[1] | PIN_J2 |
| LEDG[2] | PIN_J3 |
| LEDG[3] | PIN_H1 |
| LEDG[4] | PIN_F2 |
| LEDG[5] | PIN_E1 |
| LEDG[6] | PIN_C1 |
| LEDG[7] | PIN_C2 |
| LEDG[8] | PIN_B2 |
| LEDG[9] | PIN_B1 |

