










# Class 10 Sequential Logic: Flip-Flop




















#### Differences between Latch and Flip-Flop
























# **Function Table of D Flip-Flop**




CLK	D	$Q_{t+1}$	nQ <sub>t+1</sub>	Function
<b>^</b>	0	0	1	Reset
$\uparrow$	1	1	0	Set
0	X	$Q_t$	$nQ_t$	Inhibited
1	X	$Q_t$	nQ <sub>t</sub> nQ <sub>t</sub>	Inhibited
↓ ↓	X	$Q_t$	nQ <sub>t</sub>	Inhibited






















JK flip-flop





CLK	J	K	$Q_{t+1}$	$nQ_{t+1}$	Function
$\uparrow$	0	0	$Q_t$	nQ <sub>t</sub>	No Change
$\uparrow$	0	1	0	1	Reset
$\uparrow$	1	0	1	0	Set
<u> </u>	1	1	$nQ_t$	$\mathbf{Q}_{t}$	Toggle
0	X	X	$Q_t$	$nQ_t$	Inhibited
1	X	X	$Q_t$	$nQ_t$	Inhibited
$\downarrow$	Χ	Χ	$Q_t$	$nQ_t$	Inhibited

Function table of JK flip-flop

















## **Frequency Divider or Counter**





Clock Pulse	$Q_2$	Q <sub>1</sub>	$\overline{Q_0}$
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1_
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0


















#### JK Flip-Flop with Asynchronous Inputs





















# T Flip-Flop



D flip-flop with an XOR at the input



T flip-flop: the output Q toggles on each clock pulse when T is high

CLK	T	Q <sub>t+1</sub>	Function
$\overline{}$	0	$Q_t$	No change
$\uparrow$	1	$nQ_t$	Toggle
0	X	$Q_t$	Inhibited
1	X	$Q_t$	Inhibited
$\downarrow$	X	$Q_t$	Inhibited
	<b>CLK</b> ↑  0  1	CLK         T           ↑         0           ↑         1           0         X           1         X           ↓         X	$\uparrow$ 0 $Q_t$

Function table of T flip-flop

Copyright © All Rights Reserved by Yuan-Hao Chang

















## Integer vs. Unsigned STD\_LOGIC

```
LIBRARY ieee:
USE ieee.std logic 1164.ALL;
ENTITY compare4 IS
 PORT(
           a, b: IN INTEGER RANGE 0 TO 15;
           agtb, aeqb, altb : OUT STD_LOGIC);
END compare4;
ARCHITECTURE a OF compare4 IS
 SIGNAL compare: STD LOGIC VECTOR(2 downto 0);
BEGIN
 PROCESS (a,b)
 BEGIN
  IF a<b THEN
    compare <= "110";
  ELSIF a=b THEN
    compare <= "101";
  ELSIF a>b THEN
    compare <= "011";
  ELSE
    compare <= "111";
  END IF:
  agtb <=
           compare(2);
          compare(1);
  aeqb <=
  altb <=
           compare(0);
 END PROCESS;
END a;
```

```
LIBRARY ieee:
USE ieee.std logic 1164.ALL;
USE ieee.std_logic_unsigned.ALL;
ENTITY compare4 IS
 PORT(
           a, b: IN STD_LOGIC_VECTOR (3 downto 0);
           agtb, aegb, altb : OUT
                                   STD_LOGIC);
END compare4:
ARCHITECTURE a OF compare4 IS
 SIGNAL compare: STD LOGIC VECTOR(2 downto 0):
BEGIN
 PROCESS (a,b)
 BEGIN
  IF a<b THEN
    compare <= "110";
  ELSIF a=b THEN
    compare <= "101";
  ELSIF a>b THEN
    compare <= "011";
  ELSE
    compare <= "111";
  END IF:
  agtb <=
           compare(2);
  aeqb <= compare(1);</pre>
           compare(0);
  altb <=
 END PROCESS:
END a:
```


















## Signal Attributes and Edges

Attribues of Signal p[0..7]

Attribute Description		Value
p'HIGH	Upper bound of p	7
p'LOW	Lower bound of p	0
p'LEFT	Left bound of p	0
p'RIGHT	Right bound of p	7
p'LENGTH	8	





















# Signal Attributes and Constant with Default Value

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY parity_genx IS
 PORT(
  pe: OUT STD_LOGIC);
                           Constant value
END parity_genx;
                                                Default value
ARCHITECTURE parity OF parity_genx IS
 CONSTANT width: INTEGER := 8:
 SIGNAL d: STD_LOGIC_VECTOR(0 to width-1);_
                                                              8-1=7
 SIGNAL p : STD_LOGIC_VECTOR(d'LOW+1 to d'HIGH);
BEGIN
 p(1) \le d(0) xor d(1);
                            0+2=2
 parity_generate:
 FOR i IN d'LEFT+2 to d'RIGHT GENERATE
  p(i) \leq p(i-1) xor d(i);
 END GENERATE:
 pe <= p(d'LENGTH-1)
                               8-1=7
END parity;
                                                     Rights Reserved by Yuan-Hao Chang
```










# Frequency Divider



Map to external

50MHz clock

Imported from

jkff\_primitive.bdf

of the same project

LIBRARY ieee;
USE ieee.std\_logic\_1164.all;
ENTITY FrequencyDivider IS
PORT (CLK: IN STD\_LOGIC;
LED: OUT STD\_LOGIC;

END FrequencyDivider;

ARCHITECTURE a OF FrequencyDivider IS COMPONENT jkff\_primitive PORT (

CLK: IN STD\_LOGIC; Q: OUT STD\_LOGIC); END COMPONENT:

SIGNAL Q: STD LOGIC VECTOR(25 downto 0);

BEGIN

-- Frequency Divider
Q(Q'LOW) <= CLK;</pre>

divider: FOR i IN Q'LOW+1 to Q'HIGH GENERATE

divider\_unit: jkff\_primitive PORT MAP(CLK=>Q(i-1), Q=>Q(i));

25

**END GENERATE**;


LED  $\leftarrow$  Q(Q'HIGH) xor '1';

END a;

Turn the LED on/off every 0.32s 1s / (50MHz / 2<sup>24</sup>) The procedure to import a .bdf design into a VHDL file:

- 1. Create a jkff\_primitive.bdf file, and add a JKFF component into this file.
- 2. Create input and output pins for this JKFF component.
- 3. In the VHDL file, declare the jkff\_primitive as its component with only the in/out pins that it wants to use.
- 4. Generate this component in this VHDL file.

Generate 25 JK flip-flops















hexadecimal



#### **FOR Loop and Array**

Note:

"101**000**011**000**" = x"A18" = 0"5030" = b"101000011000"

binary

octal

LIBRARY ieee; USE ieee.std\_logic\_1164.all;

**ENTITY FrequencyDivider IS** 

PORT (Hex0, Hex1, Hex2, Hex3: OUT STD\_LOGIC\_VECTOR(0 to 7));

END FrequencyDivider;

ARCHITECTURE a OF FrequencyDivider IS

CONSTANT DigitValue: INTEGER := 16;

TYPE MMSS is array (0 to 4) of INTEGER RANGE 0 to DigitValue;

TYPE **SEVENSEGMENT** is array (0 to 3) of STD\_LOGIC\_VECTOR(0 to 7);

SIGNAL digits: MMSS;

SIGNAL segments: **SEVENSEGMENT**;

**BEGIN** 

-- show 7-segment

Hex0 <= segments(0);

Hex1 <= segments(1);</pre>

Hex2 <= segments(2);</pre>

Hex3 <= segments(3);</pre>

Define an integer array

Constant with

default value 16

Define an STD\_LOGIC\_VECT OR array

Map signal to port

Light on "dot" of HEX2

```
PROCESS(all)
 BEGIN
  FOR i IN 0 to 3 LOOP
   CASE digits(i) IS
    WHEN 0=> segments(i)<="00000011";-- 0
    WHEN 1=> segments(i)<="10011111";-- 1
    WHEN 2=> segments(i)<="00100101";-- 2
    WHEN 3=> segments(i)<="00001101";-- 3
    WHEN 4=> segments(i)<="10011001";-- 4
    WHEN 5=> segments(i)<="01001001";-- 5
    WHEN 6=> segments(i)<="11000001";-- 6
    WHEN 7=> segments(i)<="00011111";-- 7
    WHEN 8=> segments(i)<="00000001";-- 8
    WHEN 9=> segments(i)<="00011001";-- 9
    WHEN others =>segments(i)<="11111111";
   END CASE:
  END LOOP;
  segments(2)(7) <= '0'; -- display "dot"
 END PROCESS;
END a:
```















#### **Function**

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY FrequencyDivider IS
             PORT (CLK: IN STD LOGIC;
                Hex0, Hex1, Hex2, Hex3: OUT STD LOGIC VECTOR(0 to 7));
END FrequencyDivider;
                                              Parameters
ARCHITECTURE a OF FrequencyDivider IS
                                            (separated by ;)
CONSTANT DigitValue: INTEGER := 16;
TYPE MMSS is array (0 to 4) of INTEGER RANGE 0 to DigitValue;
SIGNAL TenMiniSecondTicks: INTEGER := 500000:
SIGNAL digits: MMSS;
                         Function name
FUNCTION PlusOne (a:INTEGER RANGE 0 to DigitValue) RETURN INTEGER IS
 VARIABLE result : INTEGER RANGE 0 to DigitValue;
 BEGIN
                                                         Return value
 result(:=)a + 1;
 RETURN (result);
                                                              type
                            Variable (SIGNAL is
END;
                           not allowed in functions
                Value assignment to
               variable should use :=
  Return
   value
```

```
BEGIN
 -- Stopwatch
 PROCESS(CLK)
 BEGIN
 IF(RISING EDGE(CLK)) THEN
  Ticks <= Ticks + 1;
  IF(Ticks >= TenMiniSecondTicks-1) THEN
   Ticks \leq 0;
    digits(0) <= PlusOne(digits(0));
    IF(digits(0)>=9) THEN
      digits(1) <= PlusOne(digits(1));</pre>
      digits(0) \le 0;
      IF(digits(1)>=9) THEN
       digits(2) <= PlusOne(digits(2));</pre>
       digits(1) \le 0;
       IF(digits(2)>=9) THEN
        digits(3) <= PlusOne(digits(3));
        digits(2) \le 0;
        IF(digits(3)>=9) THEN
         digits(3) \le 0;
        END IF:
       END IF;
      END IF;
                       Function call
    END IF:
  END IF:
 END IF:
 END PROCESS;
END a;
```


















#### **DE0 – External Clock**





















#### **Lab 10**

- Part 1: Frequency Divider with JK flip-flops or T flip-flops
  - Design a flashing light array with the 50MHz clock
    - LEDG[0..9] is toggled every 2<sup>[25..34]</sup> clock ticks, respectively.
    - E.g., LEDG0 is toggled with 1.49Hz, LEDG1 is toggled with 0.745Hz, and so on.
- Part 2: Design a clock
  - Design a clock with four digits.
    - HEX[3210] represents MM.SS (MM: minutes, SS: seconds), where the "dot" between MM and SS should be always on.
    - Set the initial time to 34.56.
- Report:
  - Write down what you have learned from this lab. (實驗心得)


















#### **DE0 – External Clock**























#### **Pushbutton and Slide Switches**

Pin number





3 Pushbutton switches:
Not pressed → Logic High
Pressed → Logic Low

Signal Name	FPGA Pin No.
BUTTON [0]	PIN_ H2
BUTTON [1]	PIN_ G3
BUTTON [2]	PIN_F1

# 10 Slide switches (Sliders): Up → Logic High

Down → Logic

SW[0]	PIN_J6	SW[5]	PIN_J7
SW[1]	PIN_H5	SW[6]	PIN_H7
SW[2]	PIN_H6	SW[7]	PIN_E3
SW[3]	PIN_G4	SW[8]	PIN_E4
SW[4]	PIN_G5	SW[9]	PIN_D2
















#### **LEDs**



# 10 LEDs Opuput high → LED on Output low → LED off

Signal Name	FPGA Pin No.
LEDG[0]	PIN_J1
LEDG[1]	PIN_J2
LEDG[2]	PIN_J3
LEDG[3]	PIN_H1
LEDG[4]	PIN_F2
LEDG[5]	PIN_E1
LEDG[6]	PIN_C1
LEDG[7]	PIN_C2
LEDG[8]	PIN_B2
LEDG[9]	PIN_B1

Copyright © All Rights Reserved by Yuan-Hao Chang


















# **7-Segment Displays**

Pin number (active-low)



Signal Name	FPGA Pin No.
HEX0_D[0]	PIN_E11
HEX0_D[1]	PIN_F11
HEX0_D[2]	PIN_H12
HEX0_D[3]	PIN_H13
HEX0_D[4]	PIN_G12
HEX0_D[5]	PIN_F12
HEX0_D[6]	PIN_F13
HEX0_DP	PIN_D13

HEX1_D[0]	PIN_A13
HEX1_D[1]	PIN_B13
HEX1_D[2]	PIN_C13
HEX1_D[3]	PIN_A14
HEX1_D[4]	PIN_B14
HEX1_D[5]	PIN_E14
HEX1_D[6]	PIN_A15
HEX1_DP	PIN_B15

		_
HEX2_D[0]	PIN_D15	
HEX2_D[1]	PIN_A16	
HEX2_D[2]	PIN_B16	_
HEX2_D[3]	PIN_E15	
HEX2_D[4]	PIN_A17	
HEX2_D[5]	PIN_B17	
HEX2_D[6]	PIN_F14	
HEX2_DP	PIN_A18	Rights

HEX3_D[0]	PIN_B18
HEX3_D[1]	PIN_F15
HEX3_D[2]	PIN_A19
HEX3_D[3]	PIN_B19
HEX3_D[4]	PIN_C19
HEX3_D[5]	PIN_D19
HEX3_D[6]	PIN_G15
HEX3_DP	PIN_G16