










Class 8 MUX / DMUX and Full Adder





















Multiplexer (MUX)



S ₁	S ₀	Υ
0	0	D_0
0	1	D_1
1	0	D_2
_1	1	D_3



$S_{\scriptscriptstyle{1}}$	S_0	Y_3	Y_2	Y_1	Y_0
0	0	D_{03}	D ₀₂	D ₀₁	D ₀₀
0	1	D ₁₃	D_{12}	D_{11}	D_{10}
1	0	D_{23}	D_{22}	D_{21}	D_{20}
1	1	D_{33}	D_{32}	$\begin{array}{c} D_{01} \\ D_{11} \\ D_{21} \\ D_{31} \end{array}$	D_{30}

















Multiplexer (MUX)

```
ENTITY mux4sel IS
 PORT(
          BIT_VECTOR (1 downto 0);
  s: IN
          BIT_VECTOR (3 downto 0);
  d: IN
  y: OUT BIT);
END mux4sel:
ARCHITECTURE a OF mux4sel IS
BEGIN
- Selected Signal Assignment
MUX4: WITH s SELECT
          d(0) WHEN "00",
 y <=
          d(1) WHEN "01",
          d(2) WHEN "10",
          d(3) WHEN "11";
END a;
```

```
ENTITY mux4case IS
 PORT(
  d0, d1, d2, d3: IN BIT; -- data inputs
  s: IN BIT VECTOR (1 downto 0); -- select inputs
  y: OUT BIT);
END mux4case:
ARCHITECTURE mux4to1 OF mux4case IS
BEGIN
 -- Monitor select inputs and execute if they change
 PROCESS(s)
 BEGIN
  CASE s IS
   WHEN "00"
                           y <= d0;
                    => y <= d1;
   WHEN "01"
                    => y <= d2;
   WHEN "10"
                    => y <= d3;
   WHEN "11"
   WHEN others
                           v <= '0':
                    =>
  END CASE;
 END PROCESS:
END mux4to1:
```


















Demultiplexer (DMUX)



a. Decoder















Demultiplexer (DMUX) (Cont.)

```
ENTITY dmux8 IS
 PORT(
         STD_LOGIC_VECTOR(2 downto 0);
  d: IN
          STD LOGIC:
  y: OUT STD_LOGIC_VECTOR(0 to 7));
END dmux8:
ARCHITECTURE a OF dmux8 IS
 SIGNAL inputs: STD_LOGIC_VECTOR(3 downto 0);
BEGIN
                                                  s: selector
inputs <= d & s;
 WITH inputs SELECT
  v <= "01111111" WHEN "0000",
                                          "11" & d & "11111" WHEN "0010",
      "10111111" WHEN "0001",
      "11011111" WHEN "0010",
      "11101111" WHEN "0011",
      "11110111" WHEN "0100",
      "11111011" WHEN "0101",
      "11111101" WHEN "0110",
      "11111110" WHEN "0111",
                                           d: signal
      "11111111" WHEN others;
END a:
                                                 Copyright © All Rights Reserved by Yuan-Hao Chang
```
















Half Adder















Full Adder

A	В	C _{IN}	C_{out}	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
_1	1	1	1	1

$$Cout = \overline{ABC} + A\overline{BC} + AB\overline{C} + ABC$$

$$=(\overline{AB}+A\overline{B})C+AB(\overline{C}+C)$$


$$=(A \oplus B)C + AB$$


$$\sum = \overline{ABC} + ABC + \overline{ABC} + A\overline{BC}$$


$$=(\overline{AB}+AB)C+(\overline{AB}+A\overline{B})\overline{C}$$

$$=(\overline{A \oplus B})C + (A \oplus B)\overline{C}$$

$$= (A \oplus B) \oplus C$$
























Parallel Binary Adder (Ripple Carry Binary Adder)



$$A_4 A_3 A_2 A_1 = 1101$$

 $B_4 B_3 B_2 B_1 = 0101$
 $A + B = 10010$
















Full Adder



LIBRARY ieee; USE ieee.std_logic_1164.ALL;

ENTITY full_add IS

PORT(

a, b, c_in : IN STD_LOGIC; c_out, sum : OUT STD_LOGIC);

END full_add;

ARCHITECTURE adder OF full_add IS BEGIN

c_out <=((a xor b) and c_in) or (a and b); sum <= (a xor b) xor c_in;</pre>

END adder;

$$Cout = \overline{ABC} + A\overline{BC} + AB\overline{C} + ABC$$

$$= (\overline{AB} + A\overline{B})C + AB(\overline{C} + C)$$

$$= (A \oplus B)C + AB$$

$$\sum = \overline{ABC} + ABC + \overline{ABC} + A\overline{BC}$$

$$= (\overline{AB} + AB)C + (\overline{AB} + A\overline{B})\overline{C}$$

$$= (\overline{A} \oplus \overline{B})C + (A \oplus B)\overline{C}$$


$$= ((A \oplus B) \oplus C)$$







2-Bit Full Adder



LIBRARY ieee:

USE ieee.std_logic_1164.ALL;

ENTITY full_add IS

PORT(

a, b, c in c out, sum

END full add;

ARCHITECTURE adder OF full add IS **BFGIN**

 $c_{out} <= ((a xor b) and c_{in}) or (a and b);$ sum <= (a xor b) xor c_in; END adder;

: IN

: OUT

needed

Label is

STD LOGIC;

STD_LOGIC);

Each compone nt should have

different label

name

END adder;

LIBRARY ieee: USE ieee.std_logic_1164.ALL;

ENTITY add2par IS PORT(

c0: IN STD LOGIC:

STD_LOGIC_VECTOR(2 downto 1); a, b: IN

c2: OUT STD LOGIC:

sum: OUT STD_LOGIC_VECTOR(2 downto 1));

END add2par;

ARCHITECTURE adder OF add2par IS

-- Component declaration

COMPONENT full_add

PORT(

a, b, c in: IN STD LOGIC: c out, sum: OUT STD LOGIC);

END COMPONENT;

-- Define a signal for internal carry bits

SIGNAL c: STD_LOGIC_VECTOR(1 downto 1);

BEGIN

-- Two Component Instantiation Statements

adder1: full add

PORT MAP (a => a(1),=> b(1),b

> => c0.c in

=> c(1), 4c_out

=> sum(1));sum adder2: full add

PORT MAP (a => a(2),

b => b(2),=> c(1),c in

c out => c2, => sum(2));sum

c in of adder2

Copyright © All Rights Reserved by Yuan-Hao Chang

Connect c_out

of adder1 to











2-Bit Full Adder (Cont.)

```
LIBRARY ieee:
USE ieee.std logic 1164.ALL;
ENTITY add4gen IS
 PORT(
  c0: IN
            STD LOGIC:
            STD_LOGIC_VECTOR(2 downto 1);
  a, b: IN
  c2: OUT STD LOGIC;
  sum: OUT STD_LOGIC_VECTOR(2 downto 1));
END add4gen;
ARCHITECTURE adder OF add4gen IS
 -- Component declaration
 COMPONENT full add
  PORT(a, b, c in: IN
                        STD_LOGIC;
         c out, sum: OUT STD LOGIC);
 END COMPONENT:
 -- Define a signal for internal carry bits
 SIGNAL c: STD_LOGIC_VECTOR (2 downto 0);
BEGIN
 c(0) \le c(0); adder1: full_add PORT MAP (a(1), b(1), c0, c(1), sum(1));
          Label is needed
 FOR i IN 1 to 2 GENERATE
  adder: full_add PORT MAP (a(i), b(i), c(i-1), c(i), sum(i));
 END GENERATE;
          adder2: full_add PORT MAP (a(2), b(2), c(1), c2, sum(2));
 c2 \le c(2)
END adder;
```

```
LIBRARY ieee:
USE ieee.std_logic_1164.ALL;
ENTITY add2par IS
 PORT(
  c0: IN
           STD LOGIC:
  a, b: IN
           STD_LOGIC_VECTOR(2 downto 1);
  c2: OUT STD LOGIC:
  sum: OUT STD_LOGIC_VECTOR(2 downto 1));
END add2par;
ARCHITECTURE adder OF add2par IS
 -- Component declaration
 COMPONENT full_add
  PORT(
                       STD LOGIC:
    a, b, c in: IN
    c out, sum: OUT
                        STD LOGIC);
END COMPONENT;
 -- Define a signal for internal carry bits
SIGNAL c: STD_LOGIC_VECTOR(1 downto 1);
BEGIN
 -- Two Component Instantiation Statements
adder1: full add
  PORT MAP (a
                        => a(1),
                        => b(1),
         b
                        => c0.
         c in
                        => c(1),
        c_out
                        => sum(1));
        sum
adder2: full add
  PORT MAP (a
                        => a(2),
         b
                        => b(2),
                        => c(1),
        c_in
                       => c2,
        c_out
                        => sum(2));
        sum
END adder:
```

Copyright © All Rights Reserved by Yuan-Hao Chang















Full Adder with Unspecified Width

```
Default value
LIBRARY ieee:
USE ieee.std logic 1164.ALL;
                                 required, but can
ENTITY addxgen IS _ _ -
                                   be redefined.
 GENERIC (width: INTEGER := 8);
 PORT(
  c0: IN STD_LOGIC;
  a, b: IN STD LOGIC VECTOR(width downto 1);
  c max: OUTSTD LOGIC;
  sum: OUT STD LOGIC VECTOR(width downto 1));
END addxgen;
ARCHITECTURE adder OF addxgen IS
 -- Component declaration
 COMPONENT full add
  PORT(
   a, b, c_in : IN STD_LOGIC;
   c_out, sum: OUT STD_LOGIC);
 END COMPONENT:
 -- Define a signal for internal carry bits
 SIGNAL c: STD LOGIC_VECTOR (width downto 0);
BEGIN
 c(0) \le c0:
 adders:
 FOR i IN 1 to width GENERATE
  adder: full_add PORT MAP (a(i), b(i), c(i-1), c(i), sum(i));
 END GENERATE:
 c max <= c(width);
END adder:
```

```
LIBRARY ieee:
USE ieee.std logic 1164.ALL;
                            Included components
                            should be in the same
ENTITY add16gen IS
                           Quartus project as well.
 PORT(
  c0: IN STD LOGIC:
  a, b:IN STD_LOGIC_VECTOR(16 downto 1);
  c16: OUT STD LOGIC:
  sum: OUT STD LOGIC VECTOR(16 downto 1));
END add16gen;
ARCHITECTURE adder of add16gen IS
COMPONENT addxgen
  GENERIC (width: INTEGER);
  PORT(
   c0: IN STD LOGIC;
   a, b: IN STD LOGIC VECTOR(width downto 1);
   c_max: OUT STD_LOGIC;
   sum: OUT STD_LOGIC_VECTOR(width downto 1));
 END COMPONENT:
                                  "width" is
BEGIN
                                 specified in
 add16: addxgen
                               GENERIC MAP
 GENERIC MAP(width => 16)
 PORT MAP(c0, a, b, c16, sum);
END adder:
```
















The Procedure to Import VHDL Code to Block Diagram/Schematic File


- The procedure to import a VHDL full-adder to a .bdf file to construct a four-bit full adder:
 - 1. Create a quartus project with entity name "adder"
 - 2. Create a new full_add.vhd file and save it as a full_add.bsf file. (File→Create/Update→Create Symbol File...)
 - 3. Create a new adder.bdf file (the file name is its entity name)
 - 4. Incude full_add.bsf file as a component into adder.bdf
 - 5. Pin assignment to complete the design

```
LIBRARY ieee:
USE ieee.std_logic_1164.ALL;
ENTITY full add IS
 PORT(
  a, b, c in
               : IN
                              STD LOGIC:
  c out, sum : OUT
                              STD_LOGIC);
END full add:
ARCHITECTURE adder OF full add IS
BEGIN
               ((a xor b) and c in) or (a and b);
 c out <=
               (a xor b) xor c_in;
 sum <=
END adder:
```

full add.vhd



full_add.bsf



Copyright © All Rights Reserved by Yuan-Hao Chang

14
















Lab 8


Part 1: Design a MUX/DMUX

- Use Button2-Button0 as the selectors to decide which slide switch among SW7-SW0 is selected to show its status on its corresponding LED. The LEDs that are not selected should be turned off. For example:
 - When Button2 is pushed, the status of SW4 is shown on LEDG4.
 - When Button2 and Button0 are both pushed, the status of SW5 is shown on LEDG5.

Part 2: Full adder

- Implement a 4-bit full adder:
 - SW7-4 is the first 4-bit operand, and SW3-0 is the second 4-bit operand.
 - Please show the result on LEDs, where LEDG4 is the carry of the MSB bit, and LEDG3-0 are ∑3-0, respectively.
 - An LED is on when the corresponding \sum bit is 1.























Pushbutton and Slide Switches

Pin number





3 Pushbutton switches:
Not pressed → Logic High
Pressed → Logic Low

Signal Name	FPGA Pin No.
BUTTON [0]	PIN_ H2
BUTTON [1]	PIN_ G3
BUTTON [2]	PIN_F1

10 Slide switches (Sliders): Up → Logic High Down → Logic

SW[0]	PIN_J6	SW[5]	PIN_J7
SW[1]	PIN_H5	SW[6]	PIN_H7
SW[2]	PIN_H6	SW[7]	PIN_E3
SW[3]	PIN_G4	SW[8]	PIN_E4
SW[4]	PIN_G5	SW[9]	PIN_D2
















LEDs



10 LEDs Opuput high → LED on Output low → LED off

Signal Name	FPGA Pin No.
LEDG[0]	PIN_J1
LEDG[1]	PIN_J2
LEDG[2]	PIN_J3
LEDG[3]	PIN_H1
LEDG[4]	PIN_F2
LEDG[5]	PIN_E1
LEDG[6]	PIN_C1
LEDG[7]	PIN_C2
LEDG[8]	PIN_B2
LEDG[9]	PIN_B1
















7-Segment Displays

Pin number (active-low)



Signal Name	FPGA Pin No.
HEX0_D[0]	PIN_E11
HEX0_D[1]	PIN_F11
HEX0_D[2]	PIN_H12
HEX0_D[3]	PIN_H13
HEX0_D[4]	PIN_G12
HEX0_D[5]	PIN_F12
HEX0_D[6]	PIN_F13
HEX0_DP	PIN_D13

HEX1_D[0]	PIN_A13
HEX1_D[1]	PIN_B13
HEX1_D[2]	PIN_C13
HEX1_D[3]	PIN_A14
HEX1_D[4]	PIN_B14
HEX1_D[5]	PIN_E14
HEX1_D[6]	PIN_A15
HEX1_DP	PIN_B15

HEX2_D[0]	PIN_D15
HEX2_D[1]	PIN_A16
HEX2_D[2]	PIN_B16
HEX2_D[3]	PIN_E15
HEX2_D[4]	PIN_A17
HEX2_D[5]	PIN_B17
HEX2_D[6]	PIN_F14
HEX2_DP	PIN_A18

HEX3_D[0]	PIN_B18
HEX3_D[1]	PIN_F15
HEX3_D[2]	PIN_A19
HEX3_D[3]	PIN_B19
HEX3_D[4]	PIN_C19
HEX3_D[5]	PIN_D19
HEX3_D[6]	PIN_G15
HEX3 DP	PIN G16