




Class 12 State Machine







State Machine




Copyright © All Rights Reserved by Yuan-Hao Chang





Unused States in State Machines



ed by Yuan-Hao Chang

4







State Machine (Cont.)

LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY sngl_pls IS PORT(clk, sync: IN STD_LOGIC; pulse: OUT STD_LOGIC); END sngl_pls;


ARCHITECTURE pulser OF sngl_pls IS TYPE PULSE_STATE IS (seek, find); SIGNAL status: PULSE_STATE; BEGIN PROCESS (clk) BEGIN Type enumeration




















Lab 12

- Design a counter with a push button debouncer
 - Implement a two-digit counter that counts from 0 to 99.
 - Hex1 shows the digit of 10s, and hex0 shows the digit of 1s.
 - When PushButton2 is pressed the 2-digit counter is advanced by 1.
- Design a traffic light
 - Red light time is 5s, green light time is 4s, and yellow light time is 1s.
 - Hex3(/Hex2) is on to show the remaining time of the red light of the north-south (/west-east) direction; otherwise, Hex3 (/Hex2) is off.
 - Initial state: s0

LED ₉	LED ₈	LED ₇	LED ₂	LED ₁	LED ₀
ns	110		ew	••••	ew
Rea	Yellow	Green	Rea	Yellow	Green
Hex3			Hex2		





Signal Name	FPGA Pin No.
HEX0_D[0]	PIN_E11
HEX0_D[1]	PIN_F11
HEX0_D[2]	PIN_H12
HEX0_D[3]	PIN_H13
HEX0_D[4]	PIN_G12
HEX0_D[5]	PIN_F12
HEX0_D[6]	PIN_F13
HEX0_DP	PIN_D13

	1
HEX1_D[0]	PIN_A13
HEX1_D[1]	PIN_B13
HEX1_D[2]	PIN_C13
HEX1_D[3]	PIN_A14
HEX1_D[4]	PIN_B14
HEX1_D[5]	PIN_E14
HEX1_D[6]	PIN_A15
HEX1_DP	PIN_B15


HEX2_D[0]	PIN_D15	HEX3_D[0]	PIN_B18
HEX2_D[1]	PIN_A16	HEX3_D[1]	PIN_F15
HEX2_D[2]	PIN_B16	HEX3_D[2]	PIN_A19
HEX2_D[3]	PIN_E15	HEX3_D[3]	PIN_B19
HEX2_D[4]	PIN_A17	HEX3_D[4]	PIN_C19
HEX2_D[5]	PIN_B17	HEX3_D[5]	PIN_D19
HEX2_D[6]	PIN_F14	HEX3_D[6]	PIN_G15
HEX2_DP	PIN_A18 Rights	HEX3_DP	PIN_G16






Pin

Pushbutton and Slide Switches



3 Pushbutton switches: Not pressed \rightarrow Logic High Pressed \rightarrow Logic Low

Signal Name	FPGA Pin No.
BUTTON [0]	PIN_H2
BUTTON [1]	PIN_G3
BUTTON [2]	PIN_F1




10 Slide switches (Sliders): Up \rightarrow Logic High Down \rightarrow Logic

SW[0]	PIN_J6	SW[5]	PIN_J7
SW[1]	PIN_H5	SW[6]	PIN_H7
SW[2]	PIN_H6	SW[7]	PIN_E3
SW[3]	PIN_G4	SW[8]	PIN_E4
SW[4]	PIN_G5	SW[9]	PIN_D2



LEDs





10 LEDs Opuput high \rightarrow LED on Output low \rightarrow LED off

Signal Name	FPGA Pin No.
LEDG[0]	PIN_J1
LEDG[1]	PIN_J2
LEDG[2]	PIN_J3
LEDG[3]	PIN_H1
LEDG[4]	PIN_F2
LEDG[5]	PIN_E1
LEDG[6]	PIN_C1
LEDG[7]	PIN_C2
LEDG[8]	PIN_B2
LEDG[9]	PIN_B1

Copyright © All Rights Reserved by Yuan-Hao Chang