




# Class 13 Memory










### 8-Bit Latch



4





Addresses

#### **Address and Data Lines**

				Addresses	S
A_0		D <sub>8</sub>	D <sub>1</sub>	Binary	Hexadecimal
A <sub>1</sub>		1 0 1 1 0	1 0 1	0 0000 0000 0000	0000
— A <sub>2</sub>	D <sub>1</sub>	0 0 0 1 1 0	0 1 1	0 0000 0000 0001	0001
——— A <sub>3</sub>	D <sub>2</sub>	1 1 0 1 0	0 1 1	0 0000 0000 0010	0002
A <sub>4</sub>	D <sub>3</sub>	00000	1 1 1	0 0000 0000 0011	0003
—— A <sub>5</sub>	D <sub>4</sub>	0 1 1 1 0	1 1 1	0 0000 0000 0100	0004
A <sub>6</sub>	D <sub>5</sub>	10001	0 1 0	0 0000 0000 0101	0005
A <sub>7</sub>	D <sub>6</sub>	0 1 0 1 1	1 1 1	0 0000 0000 0110	0006
A <sub>8</sub>	D <sub>7</sub>		~~~~	· · · · · · · · · · · · · · · · · · ·	
A <sub>9</sub>	D <sub>8</sub>			:	:
$ A_{10}$		101010	0 1 0	1 1111 1111 1101	1FFD
$ A_{11}$ $ A_{12}$		00011	1 1 1	1 1111 1111 1110	1FFE
	8	1 1 0 0 1 0	0 1 1	1 1111 1111 1111	1FFF

a. Address and data lines


**8K x 8 Memory** Address: 2<sup>13</sup> = 8192 WORD Data: 8 bits (= 1 WORD) b. Contents (data) and location (address)

addr(0) = "10110101", when  $A_{12}...A_0 = 00000000000 = 0x000$ addr(1) = "00011011", when  $A_{12}...A_0 = 00000000001 = 0x001$ 





#### **Address, Data, and Control Signals**




Copyright © All Rights Reserved by Yuan-Hao Chang





#### **Memory Control Signals**







### 64x4bit Memory - Behavioral Design

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; USE ieee.std_logic_arith.all; ENTITY Memory IS PORT( SlideSwitch: IN STD_LOGIC_VECTOR(9 downto 0); PushButton: IN STD_LOGIC_VECTOR(2 downto 0); Output: OUT STD_LOGIC_VECTOR(7 downto 0)); END Memory; ARCHITECTURE memory OF Memory IS CONSTANT MAX_ADDR: INTEGER := 64; CONSTANT BUS_WIDTH: INTEGER := 4; SIGNAL addr: STD_LOGIC_VECTOR(5 downto 0); SIGNAL data_in: STD_LOGIC_VECTOR(BUS_WIDTH-1 downed)	operation is dis Read dat the sele address output	a from ELSE   output <= sram(conv_   ELSE   output <= (others =>'1   to the END IF;	e enable  r)) <= data_in; '); Read enable and output enable integer(addr));
SIGNAL CEn, Wn, OEn: STD_LOGIC; TYPE MEMORY_ARRAY IS array(0 to MAX_ADDR-1) OF STD_LOGIC_VECTOR(BUS_WIDTH-1 downto 0); SIGNAL sram: MEMORY_ARRAY; BEGIN port mapping addr <= SlideSwitch(9 downto 4); data_in <= SlideSwitch(3 downto 0); CEn <= PushButton(0); Wn <= PushButton(1); OEn <= PushButton(2);		LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; USE ieee.std_logic_arith.all;  SIGNAL a: STD_LOGIC_VECTOR(7 do SIGNAL b: INTEGER RANGE 0 to 255; a <= conv_std_logic_vector(b, 8); b <= conv_integer(a);	wnto 0); bit std_logic_vector Convert a into an integer.







#### **Counter Array with Fast Increments**

ARCHITECTURE memory OF Memory IS CONSTANT TicksPerMilliSecond: INTEGER := 50000; CONSTANT DebounceTime: INTEGER := TicksPerMil CONSTANT FastCountDelay: INTEGER := TicksPerM CONSTANT FastCountInterval: INTEGER := TicksPerI CONSTANT MAX_COUNTER: INTEGER := 4; TYPE COUNTER_ARRAY IS array(0 to MAX_COUNT	liSecond * 5; illiSecond * 1000; MilliSecond * 100;	
SIGNAL PressedTime: NATURAL := 0;		
SIGNAL cnt: COUNTER_ARRAY; SIGNAL cnt_addr: STD_LOGIC_VECTOR(3 downto 0)	Declare an array	
BEGIN	with 16 counters	
PROCESS(ALL)		
BEGIN	Wait until the	
	debouncing time	
IF(clk'EVENT and clk = '1') THEN IF(CNTn='0') THEN	is reached	
IF(PressedTime < DebounceTime) THEN	228	
PressedTime <= PressedTime + 1; Walt for	Wait until the fast	
ELSIF(PressedTime = DebounceTime) THEN	increment time is	
PressedTime <= PressedTime + 1; Debou		
cnt(conv_integer(cnt_addr)) <= cnt(conv_inte	eger(cnt_addr)) + 1;	
ELSE fast and accumulated counting PressedTime <= PressedTime + 1; Keep a	accumulating the pressed time	
	intInterval) THEN Reach the fast count point	
cnt(conv_integer(cnt_addr)) <=cnt(conv_ir		
	t the pressed time to wait for the next delay	
END IF;		
END IF;		
ELSE PressedTime <= 0;		
END IF;		
reset counter		
IF(cnt(conv_integer(cnt_addr)) >9) THEN		
cnt(conv_integer(cnt_addr)) <= 0;		
END IF;		
END IF; END PROCESS;		
END memory;	ights R	e
	0	

8




## Lab 13

• Design a 4x8bit memory.



- addr[1..0] is mapped to SW[9..8] (SlideSwitch);
- data\_in[7..0] is mapped to SW[7..0];
- DQ[7..0] is converted into two-hexadecimal digits shown in Hex[1..0] (7-segments).
- En (chip enable) is mapped to PushButton[0]
- R/Wn (read/write selection) is mapped to PushButton[1];
- OEn (or Gn: output enable) is mapped to PushButton[2];
- Design an array of 16 counters with fast increment support
  - Each counter is a two-digit counter that counts from 0 to 99.
  - Each counter is selected by the decoded value of SW[3..0].
  - When a counter is selected, its content is shown in Hex[3..2].
  - When PushButton[1] is pushed, the selected counter is advanced by one.
  - If PushButton[1] is pushed for more than one second, the selected counter is advanced by one every 100ms.




HEX0_D[0]	PIN_E11
HEX0_D[1]	PIN_F11
HEX0_D[2]	PIN_H12
HEX0_D[3]	PIN_H13
HEX0_D[4]	PIN_G12
HEX0_D[5]	PIN_F12
HEX0_D[6]	PIN_F13
HEX0_DP	PIN_D13

HEX1_D[0]	PIN_A13
HEX1_D[1]	PIN_B13
HEX1_D[2]	PIN_C13
HEX1_D[3]	PIN_A14
HEX1_D[4]	PIN_B14
HEX1_D[5]	PIN_E14
HEX1_D[6]	PIN_A15
HEX1_DP	PIN_B15

	L		
HEX2_D[0]	PIN_D15	HEX3_D[0]	PIN_B18
HEX2_D[1]	PIN_A16	HEX3_D[1]	PIN_F15
HEX2_D[2]	PIN_B16	HEX3_D[2]	PIN_A19
HEX2_D[3]	PIN_E15	HEX3_D[3]	PIN_B19
HEX2_D[4]	PIN_A17	HEX3_D[4]	PIN_C19
HEX2_D[5]	PIN_B17	HEX3_D[5]	PIN_D19
HEX2_D[6]	PIN_F14	HEX3_D[6]	PIN_G15
HEX2_DP	PIN_A18 Rights	HEX3_DP	PIN_G16




#### **Pushbutton and Slide Switches**



3 Pushbutton switches: Not pressed  $\rightarrow$  Logic High Pressed  $\rightarrow$  Logic Low

Signal Name	FPGA Pin No.
BUTTON [0]	PIN_H2
BUTTON [1]	PIN_G3
BUTTON [2]	PIN_F1




#### 10 Slide switches (Sliders): Up $\rightarrow$ Logic High Down $\rightarrow$ Logic

	-		
SW[0]	PIN_J6	SW[5]	PIN_J7
SW[1]	PIN_H5	SW[6]	PIN_H7
SW[2]	PIN_H6	SW[7]	PIN_E3
SW[3]	PIN_G4	SW[8]	PIN_E4
SW[4]	PIN_G5	SW[9]	PIN_D2

Pin



**LEDs** 





#### 10 LEDs Opuput high $\rightarrow$ LED on Output low $\rightarrow$ LED off

Signal Name	FPGA Pin No.
LEDG[0]	PIN_J1
LEDG[1]	PIN_J2
LEDG[2]	PIN_J3
LEDG[3]	PIN_H1
LEDG[4]	PIN_F2
LEDG[5]	PIN_E1
LEDG[6]	PIN_C1
LEDG[7]	PIN_C2
LEDG[8]	PIN_B2
LEDG[9]	PIN_B1